addon

ADD-Q4AR2Q56MX-P2-5M

Arista Networks® CAB-D-D-400G-2-5M to Mellanox® MCP7H60-W02AR26 Compatible TAA Compliant 400GBase-CU QSFP-DD 400G to 2xQSFP56 200G PAM-4 Direct Attach Cable (Passive Twinax, 2.5m)

Features

- Compliant with QSFP-DD MSA Specification Rev. 3.4
- SFF-8636 Management Interface Support
- SFF-8679 Electrical Interface Compliant
- Supports Aggregate Data Rates of 100Gbps and 400Gbps
- Pull-to-Release Slide Latch Design
- Compatible with IEEE 802.3bj, IEEE 802.3by, & IEEE 802.3cd
- RoHS Compliant and Lead-Free
- Operating Case Temperature: 0 to 70 Celsius



Applications

- Switches, Servers, and Routers
- 400GBase Ethernet
- Data Center Networks
- Telecommunications and Wireless Infrastructure
- Storage Area Networks

Product Description

This Arista Networks® to Mellanox® dual oem compatible 400GBase-CU QSFP-DD to 2xQSFP56 passive direct attach cable has a maximum reach of 2.5m (8.2ft). It is 100% Arista Networks® to Mellanox® compatible and has been programmed, uniquely serialized, data-traffic and application tested to ensure that it is compliant and functional. This cable will initialize and perform identically to Arista Networks® and Mellanox®'s individual cables and is built to meet or exceed OEM specifications. This product complies with MSA (Multi-Source Agreement) standards and is TAA (Trade Acts Agreement) compliant. We stand behind the quality of our products and proudly offer a limited lifetime warranty.

AddOn's transceivers are RoHS compliant and lead-free.

TAA refers to the Trade Agreements Act (19 U.S.C. & 2501-2581), which is intended to foster fair and open international trade. TAA requires that the U.S. Government may acquire only "U.S. – made or designated country end products."



Mechanical Characteristics

Length	Wire Gauge	Cable OD	Cable Jacket Material	Flammability Rating
2.5m	28AWG	4.93mm	PVC	VW-1

Electrical Characteristics

Liectifical Characteristics			
Parameter	Specifications		
Impedance	100Ω		
D. L. D. L.	ECCL D L /DANAA\		
Data Rate	56Gbps Per Lane (PAM4)		
Voltage	3.3V DC		
10.000			
Current (Signal Application Only)	0.75A		
Operating Temperature	-10°C to 55°C		
Storage Temperature	-10°C to 55°C		
High-Speed Compliant	IEEE 802.3cd		

QSFP-DD to 2xQSFP Wiring Schematic

P3 QSFP-DD			P1 QSFP28	
GND	1		20	GND
TX2-	2	d—b	21	RX2-
TX2+	3	d →	22	RX2+
GND	4		23	GND
TX4-	5	d—b	24	RX4-
TX4+	6	₽	25	RX4+
GND	7		26	GND
ModselL	8		27	ModPrsL
ResetL	9		28	IntL
VccRx	10		29	VccTx
SCL	11		30	Vec1
SDA	12		31	Reserved
GND	13		32	GND
RX3+	14	↔	33	TX3+
RX3-	15	₽	34	TX3-
GND	16		35	GND
RXI+	17	₽	36	TXI+
RXI-	18	4 - Þ	37	TXI-
GND	19		38	GND
	•			
GND	20		1	GND
RX2-	21	→	2	TX2-
RX2+	22	d →	3	TX2+
GND	23		4	GND
RX4-	24	↔	5	TX4-
RX4+	25	d →	6	TX4+
GND	26		7	GND
ModPrsL	27		8	ModselL
intL	28		9	ResetL
VccTx	29		10	VccRx
Vcc1	30		11	SCL
In I † Mode	31		12	SDA
GND	32		13	GND
TX3+	33	d—b	14	RX3+
TX3-	34	↔	15	RX3-
GND	35		16	GND
TXI+	36	↔	17	RXI+
TXI-	37	4 - ⊳	18	RXI-
GND	38		19	GND

P3 QSFP-DD			Q	P2 QSFP28	
GND	39		20	GND	
TX6-	40	↔	21	RX2-	
TX6+	41	↔	22	RX2+	
GND	42		23	GND	
Tx8-	43	↔	24	R X 4 -	
Tx8+	44	↔	25	RX4+	
GND	45		26	GND	
Reserved	46		27	ModPrsL	
VS1	47		28	In+L	
VccRx1	48		29	VccTx	
VS2	49		30	Vcc1	
VS3	50		31	Reserved	
GND	51		32	GND	
R X 7 +	52	↔	33	TX3+	
R X 7 -	53	<->	34	TX3-	
GND	54		35	GND	
RX5+	55	↔	36	TX1+	
RX5-	56	↔	37	TX1-	
GND	57		38	GND	
	•			•	
GND	58		1	GND	
R X 6 -	59	↔	2	TX2-	
RX6+	60	↔	3	TX2+	
GND	61		4	GND	
RX8-	62	↔	5	TX4-	
RX8+	63	↔	6	TX4+	
GND	6.4		7	GND	
NC	6.5		8	ModselL	
Reserved	6.6		9	ResetL	
VccTx1	67		10	VccRx	
Vcc2	68		11	SCL	
Reserved	69		12	SDA	
GND	70		13	GND	
TX7+	71	↔	14	RX3+	
TX7-	72	↔	15	RX3-	
GND	73		16	GND	
TX5+	74	↔	17	RX1+	
TX5-	75	↔	18	RX1-	
GND	76		19	GND	

QSFP-DD Pin Descriptions


Pin	Logic	Symbol	Name/Description	Notes
1		GND	Module Ground.	1
2	CML-I	Tx2-	Transmitter Inverted Data Input.	
3	CML-I	Tx2+	Transmitter Non-Inverted Data Input.	
4		GND	Module Ground.	1
5	CML-I	Tx4-	Transmitter Inverted Data Input.	
6	CML-I	Tx4+	Transmitter Non-Inverted Data Input.	
7		GND	Module Ground.	1
8	LVTTL-I	ModSelL	Module Select.	
9	LVTTL-I	ResetL	Module Reset.	
10		VccRx	+3.3V Receiver Power Supply.	2
11	LVCMOS-I/O	SCL	2-Wire Serial Interface Clock.	
12	LVCMOS-I/O	SDA	2-Wire Serial Interface Data.	
13		GND	Module Ground.	1
14	CML-O	Rx3+	Receiver Non-Inverted Data Output.	
15	CML-O	Rx3-	Receiver Inverted Data Output.	
16		GND	Module Ground.	1
17	CML-O	Rx1+	Receiver Non-Inverted Data Output.	
18	CML-O	Rx1-	Receiver Inverted Data Output.	
19		GND	Module Ground.	1
20		GND	Module Ground.	1
21	CML-O	Rx2-	Receiver Inverted Data Output.	
22	CML-O	Rx2+	Receiver Non-Inverted Data Output.	
23		GND	Module Ground.	1
24	CML-O	Rx4-	Receiver Inverted Data Output.	
25	CML-O	Rx4+	Receiver Non-Inverted Data Output.	
26		GND	Module Ground.	1
27	LVTTL-O	ModPrsL	Module Present.	
28	LVTTL-O	IntL	Interrupt.	
29		VccTx	+3.3V Transmitter Power Supply.	2
30		Vcc	+3.3V Power Supply.	2
31	LVTTL-I	InitMode	Initialization Mode. In legacy QSFP applications, the InitMode pad is called LPMODE.	
32		GND	Module Ground.	1
33	CML-I	Tx3+	Transmitter Non-Inverted Data Input.	
34	CML-I	Tx3-	Transmitter Inverted Data Input.	
35		GND	Module Ground. 1	
36	CML-I	Tx1+	Transmitter Non-Inverted Data Input.	
37	CML-I	Tx1-	Transmitter Inverted Data Input.	
38		GND	Module Ground.	1


Pin	Logic	Symbol	Name/Description	Notes
39		GND	Module Ground.	1
40	CML-I	Tx6-	Transmitter Inverted Data Input.	
41	CML-I	Tx6+	Transmitter Non-Inverted Data Input.	
42		GND	Module Ground.	1
43	CML-I	Tx8-	Transmitter Inverted Data Input.	
44	CML-I	Tx8+	Transmitter Non-Inverted Data Input.	
45		GND	Module Ground.	1
46		Reserved	For Future Use.	3
47		VS1	Module Vendor-Specific 1.	3
48		VccRx1	+3.3V Receiver Power Supply.	2
49		VS2	Module Vendor-Specific 2.	3
50		VS3	Module Vendor-Specific 3.	3
51		GND	Module Ground.	1
52	CML-O	Rx7+	Receiver Non-Inverted Data Output.	
53	CML-O	Rx7-	Receiver Inverted Data Output.	
54		GND	Module Ground.	1
55	CML-O	Rx5+	Receiver Non-Inverted Data Output.	
56	CML-O	Rx5-	Receiver Inverted Data Output.	
57		GND	Module Ground.	1
58		GND	Module Ground.	1
59	CML-O	Rx6-	Receiver Inverted Data Output.	
60	CML-O	Rx6+	Receiver Non-Inverted Data Output.	
61		GND	Module Ground.	1
62	CML-O	Rx8-	Receiver Inverted Data Output.	
63	CML-O	Rx8+	Receiver Non-Inverted Data Output.	
64		GND	Module Ground.	1
65		NC	Not Connected.	3
66		Reserved	For Future Use.	3
67		VccTx1	+3.3V Transmitter Power Supply.	2
68		Vcc2	+3.3V Power Supply.	2
69		Reserved	For Future Use.	3
70		GND	Module Ground.	1
71	CML-I	Tx7+	Transmitter Non-Inverted Data Input.	
72	CML-I	Tx7-	Transmitter Inverted Data Input.	
73		GND	Module Ground.	1
74	CML-I	Tx5+	Transmitter Non-Inverted Data Input.	
75	CML-I	Tx5-	Transmitter Inverted Data Input.	
76		GND	Module Ground.	1

Notes:

- 1. QSFP-DD uses common ground (GND) for all signals and supply (power). All are common within the QSFP-DD module, and all module voltages are referenced to this potential unless otherwise noted. Connect these directly to the host board signal-common ground plane.
- 2. VccRx, VccRx1, Vcc1, Vcc2, VccTx, and VccTx1 shall be applied concurrently. Requirements defined for the host side of the Host Card Edge Connector are listed below. VccRx, VccRx1, Vcc1, Vcc2, VccTx, and VccTx1 may be internally connected within the module in any combination. The connector Vcc pins are each rated for a maximum current of 1000mA.
- **3.** All Vendor-Specific, Reserved and Not Connected pins may be terminated with 50Ω to the ground on the host. Pad 65 (Not Connected) shall be left unconnected within the module. Vendor-Specific and Reserved pads shall have an impedance to GND that is greater than $10k\Omega$ and less than 100pF.
- **4.** Plug Sequence specifies the mating sequence of the host connector and module. The sequence is 1A, 2A, 3A, 1B, 2B, and 3B (see below for pad locations). Contact Sequence A will make, then break, contact with additional QSFP-DD pads. Sequence 1A, 1B will then occur simultaneously, followed by 2A, 2B, followed by 3A, 3B.


QSFP-DD Electrical Pin-Out Details





Module Card Edge (Host Side)

Bottom side viewed from bottom




QSFP56 Pin Definitions

Pin	Logic	Symbol	Name/Description	Notes
1		GND	Module Ground.	1
2	CML-I	Tx2-	Transmitter Inverted Data Input.	
3	CML-I	Tx2+	Transmitter Non-Inverted Data Input.	
4		GND	Module Ground.	1
5	CML-I	Tx4-	Transmitter Inverted Data Input.	
6	CML-I	Tx4+	Transmitter Non-Inverted Data Input.	
7		GND	Module Ground.	1
8	LVTTL-I	ModSelL	Module Select.	2
9	LVTTL-I	ResetL	Module Reset.	2
10		VccRx	+3.3V Receiver Power Supply.	
11	LVCMOS-I	SCL	2-Wire Serial Interface Clock.	2
12	LVCMOS-I/O	SDA	2-Wire Serial Interface Data.	2
13		GND	Module Ground.	1
14	CML-O	Rx3+	Receiver Non-Inverted Data Output.	
15	CML-O	Rx3-	Receiver Inverted Data Output.	
16		GND	Module Ground.	1
17	CML-O	Rx1+	Receiver Non-Inverted Data Output.	
18	CML-O	Rx1-	Receiver Inverted Data Output.	
19		GND	Module Ground.	1
20		GND	Module Ground.	1
21	CML-O	Rx2-	Receiver Inverted Data Output.	
22	CML-O	Rx2+	Receiver Non-Inverted Data Output.	
23		GND	Module Ground.	1
24	CML-O	Rx4-	Receiver Inverted Data Output.	
25	CML-O	Rx4+	Receiver Non-Inverted Data Output.	
26		GND	Module Ground.	1
27	LVTTL-O	ModPrsL	Module Present. Internally pulled down to the GND.	
28	LVTTL-O	IntL	Interrupt output should be pulled up on the host board.	2
29		VccTx	+3.3V Transmitter Power Supply.	
30		Vcc1	+3.3V Power Supply.	
31	LVTTL-I	LPMode	Low-Power Mode.	2
32		GND	Module Ground.	1
33	CML-I	Tx3+	Transmitter Non-Inverted Data Input.	
34	CML-I	Tx3-	Transmitter Inverted Data Input.	
35		GND	Module Ground.	1
36	CML-I	Tx1+	Transmitter Non-Inverted Data Input.	
37	CML-I	Tx1-	Transmitter Inverted Data Input.	
38		GND	Module Ground.	1


Notes:

- 1. The module circuit ground is isolated from the module chassis ground within the module.
- 2. Open collector. Should be pulled up with $4.7k\Omega$ to $10k\Omega$ on the host board to a voltage between 3.15V and 3.6V.

QSFP56 Electrical Pin-Out Details




Top Side Viewed from Top



Bottom Side Viewed from Bottom

Mechanical Specifications



About AddOn Networks

In 1999, AddOn Networks entered the market with a single product. Our founders fulfilled a severe shortage for compatible, cost-effective optical transceivers that compete at the same performance levels as leading OEM manufacturers. Adhering to the idea of redefining service and product quality not previously had in the fiber optic networking industry, AddOn invested resources in solution design, production, fulfillment, and global support.

Combining one of the most extensive and stringent testing processes in the industry, an exceptional free tech support center, and a consistent roll-out of innovative technologies, AddOn has continually set industry standards of quality and reliability throughout its history.

Reliability is the cornerstone of any optical fiber network and is in engrained in AddOn's DNA. It has played a key role in nurturing the long-term relationships developed over the years with customers. AddOn remains committed to exceeding industry standards with certifications from ranging from NEBS Level 3 to ISO 9001:2005 with every new development while maintaining the signature reliability of its products.













U.S. Headquarters

Email: sales@addonnetworks.com

Telephone: +1 877.292.1701

Fax: 949.266.9273

Europe Headquarters

Email: salessupportemea@addonnetworks.com

Telephone: +44 1285 842070